OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 46

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 Update project status. creep 5621d 16h /
45 Removed the CVS $log tag. creep 5621d 16h /
44 Now it is compiling using ncvlog. creep 5621d 16h /
43 Removed the CVS $log tag. creep 5621d 16h /
42 testing the log tag creep 5621d 16h /
41 Spec revision 1.2 added. creep 5621d 16h /
40 Update project status. creep 5621d 16h /
39 SVN permission test. gabrieloshiro 5621d 17h /
38 root 5622d 15h /
37 Some minor fixes. Now we are trying to make it synthesizable. gabrieloshiro 5623d 12h /
36 All module names are written using uppercase letters now. gabrieloshiro 5623d 13h /
35 Several wires created to help code readibility. creep 5623d 13h /
34 Fixed state names. creep 5623d 15h /
33 Some portion of the absolute indexed mode is done, yet is fully nonfunctional. creep 5623d 15h /
32 Documentation is wrong. I`ve just kept the standard. Some ALU operations are not working 100%. Most of them don`t affect Processor Status Register yet. However the main body will be like this. :D gabrieloshiro 5623d 15h /
31 Added zero page indexed mode. creep 5623d 16h /
30 Added zero page mode. creep 5623d 16h /
29 Absolute addressing mode should be working. creep 5623d 17h /
28 More documentation. gabrieloshiro 5623d 18h /
27 Added the pipelining support for a few addressing modes. Still working on absolute addressing mode. creep 5623d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.