URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] - Rev 106

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
106	New directory structure.	root	5572d 21h	/
105	Timeout interrupt should be generated only when there is at least ony character in the fifo.	igorm	7141d 22h	/
104	This commit was manufactured by cvs2svn to create tag 'rel_4'.		7298d 16h	/
103	Brandl Tobias repaired a bug regarding frame error in receiver when brake is received.	tadejm	7298d 16h	/
102	This commit was manufactured by cvs2svn to create tag 'rel_3'.		7326d 18h	/
101	Added 2 LSB address generation dependent on select lines and LITLE/BIG endian when UART is in 32-bit mode.	tadejm	7326d 18h	/
100	Repaired bug in receiver. When stop bit is sampled and next clock RX input was '0', state machine stayed locked until next '1' which cause loosing at least start bit in case of larger difference of bit times between 2 UARTs.	tadejm	7326d 19h	/
99	Added synchronizer flops for RX input.	tadejm	7326d 19h	/
98	Added to synchronize RX input to Wishbone clock.	tadejm	7326d 19h	/
97	This commit was manufactured by cvs2svn to create tag 'rel_2'.		7382d 03h	/
96	Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead only when TX FIFO is empty. This sauses testcases not to finish.	tadejm	7382d 03h	/
95	Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead only when TX FIFO is empty. This causes testcases not to finish.	tadejm	7382d 03h	/
94	Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead when only TX FIFO gets empty. This causes testcases not to finish.	tadejm	7382d 03h	/
93	Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead when only TX FIFO gets empty. This causes testcases not to finish.	tadejm	7382d 03h	/
92	This is revision 1.4, revision 1.5 was put there by mistake.	simons	7495d 20h	/
91	Removed files due to new complete testbench.	tadejm	7496d 11h	/
90	Add Flextronics header	avisha	7498d 18h	/
89	adjusted comment + define	dries	7578d 23h	/
88	added clearing the receiver fifo statuses on resets	gorban	7641d 13h	/
87	This fixes errors in some cases when data is being read and put to the FIFO at the same time. Patch is submitted by Scott Furman. Update is very recommended.	gorban	7671d 14h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories uart16550

[/] - Rev 106

Filtering Options