OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] - Rev 78

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 Use TB.clk_count for the decompiler messages and removed the local counter csantifort 4642d 19h /
57 Add some debug messages csantifort 4642d 19h /
56 Remove the timeouts file from svn. Its an output file and gets now just gets created automatically
when sims are run for the first time.
csantifort 4642d 19h /
55 Added sudo to rm mnt command csantifort 4642d 19h /
54 Bug fix for bug reported by Botao Lee. The mode bits in the decode stage did not change immediately
after a mode switch from a teqp instruction, but 1 cycle later. This meant the wrong set of registers
was selected for writing to for 1 clock cycle.
csantifort 4659d 18h /
53 Cleaned up Amber Verilog, removing unused signals. csantifort 4674d 16h /
52 Fixed typo in notes on creating DDR memory interfaces using coregen csantifort 4674d 16h /
51 Revert vmlinux back to 48. csantifort 4715d 16h /
50 Revert to previous version csantifort 4715d 16h /
49 Added a note n how to change timeouts csantifort 4715d 16h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.