OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 143

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5150d 12h /
122 Added l.ror and l.rori with associated tests. jeremybennett 5151d 08h /
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5151d 09h /
120 Documents exception generation by l.jalr and l.jr jeremybennett 5151d 09h /
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5151d 21h /
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5152d 06h /
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5154d 09h /
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5154d 09h /
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5155d 09h /
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5155d 10h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.