OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 477

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4929d 05h /
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4929d 06h /
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4933d 08h /
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4935d 10h /
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4935d 21h /
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4936d 05h /
451 More tidying up. jeremybennett 4940d 01h /
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4940d 05h /
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.
julius 4942d 01h /
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 4942d 11h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.