OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 481

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
461 Updated to be much stricter about usage. jeremybennett 4900d 20h /
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4900d 21h /
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4901d 03h /
458 or1ksim testsuite updates julius 4902d 01h /
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4910d 16h /
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4910d 17h /
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4914d 19h /
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4916d 21h /
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4917d 08h /
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4917d 16h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.