OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 555

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
535 ORPSoC - adding sw tests for l.rfe julius 4800d 01h /
534 Some ABI updates (64-bit values in 32-bit registers, FP optional) yannv 4804d 07h /
533 First draft of 2011 review of OR1K architecture specification. yannv 4804d 11h /
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4805d 01h /
531 Quick fix to frame analysis bug which returned invalid frame ID at startup. jeremybennett 4805d 08h /
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE
julius 4807d 10h /
529 or_debug_proxy updates julius 4810d 23h /
528 ORPSoC SPI flash programming link script bug fix julius 4812d 10h /
527 newlib-1.18.0 port update, name of support library header now or1k-support.h julius 4813d 00h /
526 uC/OS-II port fix for user interrupt handler julius 4813d 07h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.