OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 819

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
799 FreeRTOSV6.1.1
add cache related function from u-boot from OpenRISC
enable I/D cache if present
filepang 4409d 00h /
798 Added drivers for ethmac and sdcard_mass_storage_controller skrzyp 4411d 09h /
797 testsuite: kill test processes that timeout pgavin 4419d 14h /
796 Correct orpmon show_rx_buffs and show_mac_regs to use TX_BD_NUM properly. yannv 4422d 16h /
795 Created or1200_rel3 branch from rev 794 olof 4423d 07h /
794 ORPSoC, or1200: split out or1200_fpu_intfloat_conv_except module into own file

Fixes lint warnings.
julius 4428d 18h /
793 Corrected Julius Baxter's email address in MAINTAINERS jeremybennett 4439d 17h /
792 Added a MAINTAINERS file.

012-04-07 Jeremy Bennett <jeremy.bennett@embecosm.com>

* MAINTAINERS: Added.
* configure: Regenerated.
* configure.ac: Updated version.
jeremybennett 4439d 17h /
791 Added options to configure RAM and ROM sizes. Fixed cache handling. skrzyp 4442d 11h /
790 fixed issues with context switching, interrupts, optimizations and cleanups skrzyp 4449d 11h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.