OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1021

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1001 fixed load/store state machine verilog generation errors markom 7977d 16h /
1000 IC/DC cache enable routines fixed. simons 7977d 17h /
999 Now every ramdisk image should have init program. simons 7977d 18h /
998 added missing fout initialization markom 7977d 19h /
997 PRINTF should be used instead of printf; command redirection repaired markom 7977d 20h /
996 some minor bugs fixed markom 7978d 19h /
995 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7979d 03h /
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7979d 03h /
993 Fixed IMMU bug. lampret 7979d 03h /
992 A bug when cache enabled and bus error comes fixed. simons 7979d 12h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.