OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 660

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
640 Merge profiler and mprofiler with sim. ivang 8189d 05h /
639 MMU cache inhibit bit test added. simons 8191d 19h /
638 TLBTR CI bit is now working properly. simons 8191d 20h /
637 Updated file names. lampret 8191d 21h /
636 Fixed combinational loops. lampret 8191d 21h /
635 Fixed Makefile bug. ivang 8191d 23h /
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.
ivang 8193d 00h /
633 Bug fix in command line parser. ivang 8193d 01h /
632 profiler and mprofiler merged into sim. ivang 8193d 20h /
631 Real cache access is simulated now. simons 8194d 18h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.