OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 664

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8189d 05h /
643 Quick bug fix. ivang 8189d 05h /
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8189d 05h /
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8189d 05h /
640 Merge profiler and mprofiler with sim. ivang 8189d 06h /
639 MMU cache inhibit bit test added. simons 8191d 21h /
638 TLBTR CI bit is now working properly. simons 8191d 21h /
637 Updated file names. lampret 8191d 22h /
636 Fixed combinational loops. lampret 8191d 22h /
635 Fixed Makefile bug. ivang 8192d 00h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.