OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] - Rev 116

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 - SR register is now computed in ALU stage. cwalter 6423d 04h /
95 - Write back now only updates SR in case of a LOAD. cwalter 6423d 04h /
94 Added signal from ex stage to register lock unit for clearing all register locks
when a branch is executed.
jlechner 6423d 05h /
93 Changed behavior on branch. Current PC is immeadiately taken from ex stage alu result. jlechner 6423d 05h /
92 Added logic for inserting a nop instruction when the pipeline is cleared. jlechner 6423d 05h /
91 - Computed new SR values from ALU result. cwalter 6423d 05h /
90 Added output signal for clearing all register locks when a branch instruction is executed.
This is necessary because the id stage could have locked registers for an instruction
that is cleared out of the pipeline due to the branch.
jlechner 6423d 05h /
89 Added input signal for clearing all register locks. jlechner 6423d 05h /
88 - Added new patch for assembler. cwalter 6423d 06h /
87 no message cwalter 6423d 06h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.