OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] - Rev 146

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 Added constant for cpu frequency (needed for UART) trinklhar 6438d 04h /
125 Fixed vhdl bugs trinklhar 6438d 04h /
124 Assigned UART signals to ports on top-level entity trinklhar 6438d 04h /
123 Removed UART again trinklhar 6438d 05h /
122 Removed UART again again trinklhar 6438d 05h /
121 Added address constants for uart access (memory mapped I/O) trinklhar 6438d 05h /
120 Added UART module to memory entity trinklhar 6438d 05h /
119 Uart wieder ausgebaut trinklhar 6439d 00h /
118 insert Uart address constant trinklhar 6439d 00h /
117 Uart im mem_stage trinklhar 6439d 00h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.