OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] - Rev 112

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 SdData: Sending in standard and wide mode (incl. simple not automated
testbench and synthesis), refs #31.
rkastl 4960d 15h /
91 Settings for tty. rkastl 4960d 15h /
90 Fixes the milestone ReadCID. It works with SD2.0 (non HC) card. rkastl 4960d 15h /
89 Fixes #27, R3 uses '1111111' as CRC. rkastl 4960d 15h /
88 Timeouts inserted, Sending Card status via Rs232 if changed rkastl 4960d 15h /
87 TbdSd: Baudrate set to 115200, refs #28 rkastl 4960d 15h /
86 Rs232Tx: testbench, refs #28 rkastl 4960d 15h /
85 Synthese: TbdSd refactored to enable sharing.
Sim: SdVerificationTestbench to new tcl script ported
SdController: TimeoutGenerator added, refs #27
rkastl 4960d 15h /
84 SdController: Refactored rkastl 4960d 15h /
83 SdCmd: Refactored rkastl 4960d 15h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.