OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 199

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
179 introduce prefix 't48_' for all packages, entities and configurations arniml 6992d 23h /
178 Move latching of BUS to MSTATE2
-> sample BUS at the end of RD'
arniml 6994d 11h /
177 Implement db_dir_o glitch-safe arniml 6994d 11h /
176 Use en_clk_i instead of xtal3_s for generation of external signals.
This is required when the core runs with full xtal clock instead
of xtal/3 (xtal_div_3_g = 0).
arniml 6994d 11h /
175 add bug report
"MSB of Program Counter changed upon PC increment"
arniml 6995d 14h /
174 fix bug report
"MSB of Program Counter changed upon PC increment"
arniml 6995d 14h /
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"
arniml 6995d 15h /
172 save data from wishbone bus in register bank with wb_ack
necessary to hold data from peripheral/memory until it is read by T48
arniml 7024d 11h /
171 remove obsolete output stack_high_o arniml 7025d 11h /
170 intermediate update arniml 7026d 18h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.