OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
66 Modified top level testbench to reflect changes in simple_gmii block ghutchis 7057d 10h /
65 Major restructuring of simple_gmii block.

1) Changed simple_gmii block to simple_gmii_core
2) Migrated RAM instances out of core into top level
3) Removed CPU interface logic and created CPU interface block using
register generator
4) Changed status register to interrupt register and added interrupt
logic
ghutchis 7057d 10h /
64 Created rgen script and expanded available register types ghutchis 7058d 08h /
63 Added simple regression script. -r command runs all tests (serially),
-c command checks results after all tests have completed.
ghutchis 7092d 13h /
62 Reset timeout counter whenever a message is printed ghutchis 7092d 13h /
61 Added timeout disable for large buf sizes ghutchis 7092d 13h /
60 Added ifdef TV80_REFRESH, to remove refresh logic by default. Also
ran untabify to remove tabs from source code.
ghutchis 7092d 13h /
59 Added lib for generating MPU interfaces ghutchis 7092d 13h /
58 Made TX path async
Made TX clock input instead of output
ghutchis 7132d 00h /
57 Optimized read-back of data using INIR instruction ghutchis 7132d 07h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.