OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] - Rev 134

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
114 remove t2mod register simont 7764d 01h /8051/tags/rel_1/
113 signal prsc_ow added. simont 7764d 01h /8051/tags/rel_1/
112 change timers to meet timing specifications (add divider with 12) simont 7764d 01h /8051/tags/rel_1/
111 Remove instruction cache and wb_interface simont 7764d 16h /8051/tags/rel_1/
110 change adr_i and adr_o length. simont 7764d 16h /8051/tags/rel_1/
109 add `include "oc8051_defines.v" simont 7764d 16h /8051/tags/rel_1/
108 fix some bugs, use oc8051_cache_ram. simont 7764d 17h /8051/tags/rel_1/
107 Include instruction cache. simont 7764d 17h /8051/tags/rel_1/
106 generic_dpram used simont 7765d 19h /8051/tags/rel_1/
105 generic_dpram used simont 7765d 20h /8051/tags/rel_1/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.