OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] [rtl/] - Rev 177

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
139 add aditional alu destination to solve critical path. simont 7723d 22h /8051/tags/rel_12/rtl/
138 Change buffering to save one clock per instruction. simont 7723d 22h /8051/tags/rel_12/rtl/
137 change to fit xrom. simont 7724d 03h /8051/tags/rel_12/rtl/
136 registering outputs. simont 7724d 03h /8051/tags/rel_12/rtl/
135 prepared start of receiving if ren is not active. simont 7730d 02h /8051/tags/rel_12/rtl/
134 fix bug in case execution of two data dependent instructions. simont 7730d 03h /8051/tags/rel_12/rtl/
133 fix bug in substraction. simont 7730d 05h /8051/tags/rel_12/rtl/
132 change branch instruction execution (reduse needed clock periods). simont 7733d 21h /8051/tags/rel_12/rtl/
128 chance idat_ir to 24 bit wide simont 7743d 04h /8051/tags/rel_12/rtl/
127 fix bug (cyc_o and stb_o) simont 7743d 04h /8051/tags/rel_12/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.