OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl/] - Rev 173

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
136 registering outputs. simont 7759d 18h /8051/tags/rel_2/rtl/
135 prepared start of receiving if ren is not active. simont 7765d 17h /8051/tags/rel_2/rtl/
134 fix bug in case execution of two data dependent instructions. simont 7765d 17h /8051/tags/rel_2/rtl/
133 fix bug in substraction. simont 7765d 20h /8051/tags/rel_2/rtl/
132 change branch instruction execution (reduse needed clock periods). simont 7769d 11h /8051/tags/rel_2/rtl/
128 chance idat_ir to 24 bit wide simont 7778d 19h /8051/tags/rel_2/rtl/
127 fix bug (cyc_o and stb_o) simont 7778d 19h /8051/tags/rel_2/rtl/
126 define OC8051_XILINX_RAMB added simont 7778d 19h /8051/tags/rel_2/rtl/
123 fiz bug iv pcs operation. simont 7780d 14h /8051/tags/rel_2/rtl/
122 deifne OC8051_ROM added simont 7783d 19h /8051/tags/rel_2/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.