OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [asyst_3/] [rtl/] [verilog/] - Rev 118

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.
mohor 7697d 01h /can/tags/asyst_3/rtl/verilog/
85 Typo fixed. mohor 7698d 16h /can/tags/asyst_3/rtl/verilog/
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7699d 23h /can/tags/asyst_3/rtl/verilog/
82 Removed few signals. mohor 7700d 00h /can/tags/asyst_3/rtl/verilog/
81 "chip select" signal cs_can_i is used only when not using WISHBONE
interface.
mohor 7700d 01h /can/tags/asyst_3/rtl/verilog/
80 Form error was detected when stuff bit occured at the end of crc. mohor 7700d 01h /can/tags/asyst_3/rtl/verilog/
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7701d 01h /can/tags/asyst_3/rtl/verilog/
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.
mohor 7701d 01h /can/tags/asyst_3/rtl/verilog/
77 Synchronization is also needed when transmitting a message. mohor 7704d 00h /can/tags/asyst_3/rtl/verilog/
76 Counters width changed. mohor 7704d 00h /can/tags/asyst_3/rtl/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.