OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [bench/] [verilog/] - Rev 163

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
35 Several registers added. Not finished, yet. mohor 7817d 17h /can/trunk/bench/verilog/
34 Errors monitoring improved. arbitration_lost improved. mohor 7819d 23h /can/trunk/bench/verilog/
31 Wishbone interface added. mohor 7821d 12h /can/trunk/bench/verilog/
29 Overload fixed. Hard synchronization also enabled at the last bit of
interframe.
mohor 7822d 19h /can/trunk/bench/verilog/
28 Bosch license warning added. Error counters finished. Overload frames
still need to be fixed.
mohor 7823d 11h /can/trunk/bench/verilog/
26 Backup. mohor 7827d 20h /can/trunk/bench/verilog/
25 *** empty log message *** mohor 7827d 23h /can/trunk/bench/verilog/
24 backup. mohor 7832d 12h /can/trunk/bench/verilog/
22 Form error supported. When receiving messages, last bit of the end-of-frame
does not generate form error. Receiver goes to the idle mode one bit sooner.
(CAN specification ver 2.0, part B, page 57).
mohor 7847d 00h /can/trunk/bench/verilog/
20 CRC checking fixed (when bitstuff occurs at the end of a CRC sequence). mohor 7847d 16h /can/trunk/bench/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.