OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [rtl/] - Rev 163

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 7575d 05h /can/trunk/rtl/
125 Synchronization changed, error counters fixed. mohor 7579d 11h /can/trunk/rtl/
124 ALTERA_RAM supported. mohor 7599d 18h /can/trunk/rtl/
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.
mohor 7606d 23h /can/trunk/rtl/
118 Artisan RAM fixed (when not using BIST). mohor 7615d 20h /can/trunk/rtl/
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.
mohor 7615d 20h /can/trunk/rtl/
115 Artisan ram instances added. simons 7621d 14h /can/trunk/rtl/
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7648d 15h /can/trunk/rtl/
111 Fixed according to the linter.
Case statement for data_out joined.
mohor 7650d 15h /can/trunk/rtl/
110 Fixed according to the linter. mohor 7650d 15h /can/trunk/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.