OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] - Rev 144

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Data latching changed when testing WB. mohor 7507d 06h /dbg_interface/tags/asyst_2/
115 More debug data added. mohor 7507d 10h /dbg_interface/tags/asyst_2/
114 CRC generation iand verification in bench changed. mohor 7507d 11h /dbg_interface/tags/asyst_2/
113 IDCODE test improved. mohor 7507d 12h /dbg_interface/tags/asyst_2/
112 dbg_tb_defines.v not used. mohor 7508d 07h /dbg_interface/tags/asyst_2/
111 Define tap_defines.v added to test bench. mohor 7508d 07h /dbg_interface/tags/asyst_2/
110 Waiting for "ready" improved. mohor 7508d 08h /dbg_interface/tags/asyst_2/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7508d 13h /dbg_interface/tags/asyst_2/
106 Sensitivity list updated. simons 7509d 11h /dbg_interface/tags/asyst_2/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7510d 02h /dbg_interface/tags/asyst_2/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.