OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_15/] [rtl/] - Rev 108

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 New directory structure. New version of the debug interface.
Files that are not needed removed.
mohor 7493d 19h /dbg_interface/tags/rel_15/rtl/
77 MBIST chain connection fixed. mohor 7554d 16h /dbg_interface/tags/rel_15/rtl/
73 CRC logic changed. mohor 7554d 18h /dbg_interface/tags/rel_15/rtl/
71 Mbist support added. simons 7557d 00h /dbg_interface/tags/rel_15/rtl/
67 Lower two address lines must be always zero. simons 7589d 20h /dbg_interface/tags/rel_15/rtl/
65 WB_CNTL register added, some syncronization fixes. simons 7590d 20h /dbg_interface/tags/rel_15/rtl/
63 Three more chains added for cpu debug access. simons 7610d 20h /dbg_interface/tags/rel_15/rtl/
61 Lapsus fixed. simons 7638d 20h /dbg_interface/tags/rel_15/rtl/
59 Reset value for riscsel register set to 1. simons 7638d 21h /dbg_interface/tags/rel_15/rtl/
57 Multiple cpu support added. simons 7638d 22h /dbg_interface/tags/rel_15/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.