OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_19/] [rtl/] - Rev 92

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7905d 01h /dbg_interface/tags/rel_19/rtl/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7932d 12h /dbg_interface/tags/rel_19/rtl/
47 mon_cntl_o signals that controls monitor mux added. mohor 8088d 00h /dbg_interface/tags/rel_19/rtl/
46 Asynchronous reset used instead of synchronous. mohor 8096d 06h /dbg_interface/tags/rel_19/rtl/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8103d 02h /dbg_interface/tags/rel_19/rtl/
44 Signal names changed to lower case. mohor 8103d 02h /dbg_interface/tags/rel_19/rtl/
43 Intentional error removed. mohor 8108d 02h /dbg_interface/tags/rel_19/rtl/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8108d 04h /dbg_interface/tags/rel_19/rtl/
41 Function changed to logic because of some synthesis warnings. mohor 8116d 01h /dbg_interface/tags/rel_19/rtl/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8130d 01h /dbg_interface/tags/rel_19/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.