OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_22/] - Rev 101

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 New version of the debug interface. Not finished, yet. mohor 7522d 17h /dbg_interface/tags/rel_22/
77 MBIST chain connection fixed. mohor 7583d 13h /dbg_interface/tags/rel_22/
75 Simulation files. mohor 7583d 15h /dbg_interface/tags/rel_22/
74 Removed. mohor 7583d 15h /dbg_interface/tags/rel_22/
73 CRC logic changed. mohor 7583d 15h /dbg_interface/tags/rel_22/
71 Mbist support added. simons 7585d 21h /dbg_interface/tags/rel_22/
70 A pdf copy of existing doc document. simons 7592d 23h /dbg_interface/tags/rel_22/
69 WBCNTL added, multiple CPU support described. simons 7613d 12h /dbg_interface/tags/rel_22/
67 Lower two address lines must be always zero. simons 7618d 17h /dbg_interface/tags/rel_22/
65 WB_CNTL register added, some syncronization fixes. simons 7619d 16h /dbg_interface/tags/rel_22/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.