OpenCores

URL https://opencores.org/ocsvn/dblclockfft/dblclockfft/trunk

Subversion Repositories dblclockfft

[/] [dblclockfft/] [trunk/] [bench/] - Rev 41

Filtering Options

Rev	Log message	Author	Age	Path
8	This completes the initial work on a test bench for the FFT stage. I chose to test the odd 2048 stage only, but (hopefully) the testbench will still apply to all other stages as well. At any rate, based upon some trial runs, it looks like the FFT may be starting to work as well. More testing is needed, for certain, but to do that I'm going to have to figure out just what tests are needed, and how exactly to apply those tests within the test bench construct.	dgisselq	3390d 20h	/dblclockfft/trunk/bench/
7	Two sources belonging to the last commit, whose comments go with the last commit, that just didn't make it in time.	dgisselq	3391d 06h	/dblclockfft/trunk/bench/
6	Lots of work accomplished today. Test benches now exist and work for the: butterfly, multiply, bitreversal, pairwise FFT stage (dblstage), and the four-wise FFT stage (qtrstage). Work continues on the single (generic) FFT stage, and (of course) the FFT isn't ready yet. A second commit will follow this one shortly with the new files added (oops!--I should've added them this time--my bad.)	dgisselq	3391d 07h	/dblclockfft/trunk/bench/
5	The butterfly_tb is now written, and the butterfly succeeds at the test bench!	dgisselq	3391d 14h	/dblclockfft/trunk/bench/
4	Bench tests updated, they now state SUCCESS upon successful completion, return a 0 on success, and all bench tests test all function outputs (now).	dgisselq	3391d 19h	/dblclockfft/trunk/bench/
3	The first upload of the s/w didn't take. Had it taken, the comment would've been: This is the first upload of the double clocked FFT software. While it should (roughly) be complete, a lot of work remains to be done--primarily in building test benches, modifying the interface of fftgen to make it more friendly, etc. In fact, the c++ code not only compiles, but the Verilog code it produces actually builds as well! Now, however, I have several test benches written, and have verified the unit functionality of the multiply, bit reversal stage, the dblstage (FFT len 2), and the qtrstage (FFT len 4). I then took a closer look at the multiply, discovered it failed at signed integers and rebuilt it. The new test bench tests the full 16-bit signed integer support properly. This leaves butterflies and generic FFT stages that still need test benches, as does the main (I)FFT program.	dgisselq	3391d 19h	/dblclockfft/trunk/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.