OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [bench/] [verilog/] - Rev 343

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
243 Late collision is not reported any more. tadejm 7875d 15h /ethmac/branches/unneback/bench/verilog/
227 Changed BIST scan signals. tadejm 7902d 12h /ethmac/branches/unneback/bench/verilog/
223 Some code changed due to bug fixes. tadejm 7902d 15h /ethmac/branches/unneback/bench/verilog/
216 Bist signals added. mohor 7909d 15h /ethmac/branches/unneback/bench/verilog/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7911d 15h /ethmac/branches/unneback/bench/verilog/
194 Full duplex tests modified and testbench bug repaired. tadej 7930d 14h /ethmac/branches/unneback/bench/verilog/
192 Some additional reports added tadej 7932d 11h /ethmac/branches/unneback/bench/verilog/
191 Bug repaired in eth_phy device tadej 7932d 11h /ethmac/branches/unneback/bench/verilog/
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 7932d 12h /ethmac/branches/unneback/bench/verilog/
188 PHY changed. tadej 7933d 09h /ethmac/branches/unneback/bench/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.