OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [bench/] [verilog/] - Rev 194

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 7978d 20h /ethmac/tags/rel_14/bench/verilog/
108 Testbench supports unaligned accesses. mohor 8055d 23h /ethmac/tags/rel_14/bench/verilog/
107 TX_BUF_BASE changed. mohor 8055d 23h /ethmac/tags/rel_14/bench/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8100d 21h /ethmac/tags/rel_14/bench/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8121d 17h /ethmac/tags/rel_14/bench/verilog/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8131d 21h /ethmac/tags/rel_14/bench/verilog/
66 Testbench fixed, code simplified, unused signals removed. mohor 8132d 02h /ethmac/tags/rel_14/bench/verilog/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8133d 13h /ethmac/tags/rel_14/bench/verilog/
49 HASH0 and HASH1 register read/write added. mohor 8135d 13h /ethmac/tags/rel_14/bench/verilog/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8141d 19h /ethmac/tags/rel_14/bench/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.