OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_17/] - Rev 46

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 First release of product brief. mohor 8261d 08h /ethmac/tags/rel_17/
25 First release of product brief. mohor 8261d 08h /ethmac/tags/rel_17/
24 Log file added. mohor 8283d 19h /ethmac/tags/rel_17/
23 Number of addresses (wb_adr_i) minimized. mohor 8283d 19h /ethmac/tags/rel_17/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8283d 22h /ethmac/tags/rel_17/
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 8284d 19h /ethmac/tags/rel_17/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8308d 16h /ethmac/tags/rel_17/
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8308d 16h /ethmac/tags/rel_17/
18 Few little NCSIM warnings fixed. mohor 8321d 17h /ethmac/tags/rel_17/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8348d 17h /ethmac/tags/rel_17/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.