OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] - Rev 49

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 Generic memory model is used. Defines are changed for the same reason. mohor 8261d 10h /ethmac/tags/rel_20/
28 New release. Name changed to lower case. mohor 8264d 01h /ethmac/tags/rel_20/
27 File names changed to lower case. mohor 8264d 01h /ethmac/tags/rel_20/
26 First release of product brief. mohor 8264d 02h /ethmac/tags/rel_20/
25 First release of product brief. mohor 8264d 02h /ethmac/tags/rel_20/
24 Log file added. mohor 8286d 13h /ethmac/tags/rel_20/
23 Number of addresses (wb_adr_i) minimized. mohor 8286d 13h /ethmac/tags/rel_20/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8286d 16h /ethmac/tags/rel_20/
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 8287d 12h /ethmac/tags/rel_20/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8311d 09h /ethmac/tags/rel_20/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.