OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] - Rev 67

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8201d 18h /ethmac/tags/rel_24/
46 HASH0 and HASH1 registers added. mohor 8201d 18h /ethmac/tags/rel_24/
45 Ethernet Datasheet added. mohor 8202d 00h /ethmac/tags/rel_24/
44 Ethernet Datasheet added to cvs. mohor 8202d 00h /ethmac/tags/rel_24/
43 Tx status is written back to the BD. mohor 8203d 02h /ethmac/tags/rel_24/
42 Rx status is written back to the BD. mohor 8205d 19h /ethmac/tags/rel_24/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8207d 21h /ethmac/tags/rel_24/
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 8208d 19h /ethmac/tags/rel_24/
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 8212d 22h /ethmac/tags/rel_24/
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8222d 00h /ethmac/tags/rel_24/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.