OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26/] [rtl/] - Rev 67

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 Rx status is written back to the BD. mohor 8191d 15h /ethmac/tags/rel_26/rtl/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8193d 17h /ethmac/tags/rel_26/rtl/
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 8194d 14h /ethmac/tags/rel_26/rtl/
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 8198d 18h /ethmac/tags/rel_26/rtl/
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8207d 20h /ethmac/tags/rel_26/rtl/
37 Link in the header changed. mohor 8207d 20h /ethmac/tags/rel_26/rtl/
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).
mohor 8256d 16h /ethmac/tags/rel_26/rtl/
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8256d 20h /ethmac/tags/rel_26/rtl/
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8256d 20h /ethmac/tags/rel_26/rtl/
29 Generic memory model is used. Defines are changed for the same reason. mohor 8278d 16h /ethmac/tags/rel_26/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.