OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] [rtl/] [verilog/] - Rev 95

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 Number of interrupts changed mohor 8146d 12h /ethmac/tags/rel_27/rtl/verilog/
72 Retry is not activated when a Tx Underrun occured mohor 8150d 15h /ethmac/tags/rel_27/rtl/verilog/
70 Small fixes. mohor 8154d 18h /ethmac/tags/rel_27/rtl/verilog/
69 Define missmatch fixed. mohor 8155d 15h /ethmac/tags/rel_27/rtl/verilog/
68 Registered trimmed. Unused registers removed. mohor 8156d 14h /ethmac/tags/rel_27/rtl/verilog/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8156d 15h /ethmac/tags/rel_27/rtl/verilog/
65 Testbench fixed, code simplified, unused signals removed. mohor 8156d 21h /ethmac/tags/rel_27/rtl/verilog/
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8157d 11h /ethmac/tags/rel_27/rtl/verilog/
63 RxAbort is connected differently. mohor 8157d 14h /ethmac/tags/rel_27/rtl/verilog/
62 RxAbort is an output. No need to have is declared as wire. mohor 8157d 14h /ethmac/tags/rel_27/rtl/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.