OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_4/] - Rev 38

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 Few little NCSIM warnings fixed. mohor 8313d 06h /ethmac/tags/rel_4/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8340d 06h /ethmac/tags/rel_4/
16 "else" was missing within the always block in file eth_wishbonedma.v. mohor 8347d 12h /ethmac/tags/rel_4/
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 8349d 05h /ethmac/tags/rel_4/
14 Unconnected signals are now connected. mohor 8353d 11h /ethmac/tags/rel_4/
13 New directory structure. Files upodated and put together. mohor 8355d 19h /ethmac/tags/rel_4/
12 Directory structure changed. Files checked and joind together. mohor 8355d 22h /ethmac/tags/rel_4/
11 Directory structure changed. Files checked and joind together. mohor 8355d 23h /ethmac/tags/rel_4/
10 Directory structure changed. Files checked and joind together. mohor 8355d 23h /ethmac/tags/rel_4/
9 Documentation updated to be synchronized to the verilog files. mohor 8383d 07h /ethmac/tags/rel_4/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.