OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_9/] [rtl/] [verilog/] - Rev 125

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8111d 02h /ethmac/tags/rel_9/rtl/verilog/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8111d 05h /ethmac/tags/rel_9/rtl/verilog/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8111d 05h /ethmac/tags/rel_9/rtl/verilog/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8116d 03h /ethmac/tags/rel_9/rtl/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8117d 06h /ethmac/tags/rel_9/rtl/verilog/
91 Comments in Slovene language removed. mohor 8117d 06h /ethmac/tags/rel_9/rtl/verilog/
90 casex changed with case, fifo reset changed. mohor 8117d 06h /ethmac/tags/rel_9/rtl/verilog/
88 rx_fifo was not always cleared ok. Fixed. mohor 8127d 02h /ethmac/tags/rel_9/rtl/verilog/
87 Status was not latched correctly sometimes. Fixed. mohor 8127d 05h /ethmac/tags/rel_9/rtl/verilog/
86 Big Endian problem when sending frames fixed. mohor 8128d 12h /ethmac/tags/rel_9/rtl/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.