OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [runing_under_uclinux/] [rtl/] [verilog/] - Rev 105

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8129d 22h /ethmac/tags/runing_under_uclinux/rtl/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8134d 00h /ethmac/tags/runing_under_uclinux/rtl/verilog/
79 RetryCntLatched was unused and removed from design mohor 8134d 01h /ethmac/tags/runing_under_uclinux/rtl/verilog/
78 WB_SEL_I was unused and removed from design mohor 8134d 01h /ethmac/tags/runing_under_uclinux/rtl/verilog/
77 Interrupts changed mohor 8134d 01h /ethmac/tags/runing_under_uclinux/rtl/verilog/
76 Interrupts changed in the top file mohor 8134d 01h /ethmac/tags/runing_under_uclinux/rtl/verilog/
75 r_Bro is used for accepting/denying frames mohor 8134d 01h /ethmac/tags/runing_under_uclinux/rtl/verilog/
74 Reset values are passed to registers through parameters mohor 8134d 01h /ethmac/tags/runing_under_uclinux/rtl/verilog/
73 Number of interrupts changed mohor 8134d 01h /ethmac/tags/runing_under_uclinux/rtl/verilog/
72 Retry is not activated when a Tx Underrun occured mohor 8138d 04h /ethmac/tags/runing_under_uclinux/rtl/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.