OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] - Rev 189

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8225d 23h /ethmac/trunk/bench/
80 Small fixes for external/internal DMA missmatches. mohor 8246d 19h /ethmac/trunk/bench/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8256d 23h /ethmac/trunk/bench/
66 Testbench fixed, code simplified, unused signals removed. mohor 8257d 04h /ethmac/trunk/bench/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8258d 16h /ethmac/trunk/bench/
49 HASH0 and HASH1 register read/write added. mohor 8260d 15h /ethmac/trunk/bench/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8266d 22h /ethmac/trunk/bench/
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8326d 23h /ethmac/trunk/bench/
23 Number of addresses (wb_adr_i) minimized. mohor 8377d 00h /ethmac/trunk/bench/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8377d 03h /ethmac/trunk/bench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.