OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 1. Added testbench for SOPC Builder example. Need to fully implement the self-check test cases. Just ignore the reported failures, and check the waveform for correct addressing.
2. Added GENERATE BLOCK for top-level addr_in unit selection. In normal top-level instantiation without modify the default addr_is_in_word = 0 parameter, the default address unit is in byte (8bit); When instantiated in SOPC Builder, the address unit is default to word (32bit).
edn_walter 4479d 23h /ha1588/
47 Added test case of -16 negative period_adj value, to show the effect trying to set time backwards. Thanks to Frank Yang's question. edn_walter 4480d 09h /ha1588/
46 Added operation details to the memory map doc. Memory map should be interpreted with help of ptp_drv_bfm.c. edn_walter 4483d 01h /ha1588/
45 1. optimized area, by removing unused registers.
2. optimized timing, by removing latches.
edn_walter 4483d 16h /ha1588/
44 Updated TSU testbench. edn_walter 4483d 18h /ha1588/
43 Added software configurable PTP message id mask for TSU parser. edn_walter 4484d 16h /ha1588/
42 Updated RTC testbench. Shrunk 1s to 1us to simulate more cycles during a short time. edn_walter 4484d 22h /ha1588/
41 Added pre-adder to the accumulator to cut down critical timing path. edn_walter 4485d 00h /ha1588/
40 Release version 1.1 edn_walter 4485d 03h /ha1588/
39 1. Added memory map and feature description.
2. Separated TX RX TSU register addresses.
edn_walter 4485d 04h /ha1588/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.