OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] - Rev 73

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 Fixed simulation issue when writing to CR register rherveille 7400d 07h /i2c/trunk/
50 *** empty log message *** rherveille 7415d 01h /i2c/trunk/
49 Added testbench rherveille 7415d 02h /i2c/trunk/
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7416d 09h /i2c/trunk/
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7425d 05h /i2c/trunk/
46 Fixed slave address MSB='1' bug rherveille 7500d 06h /i2c/trunk/
45 Added slave address configurability rherveille 7500d 06h /i2c/trunk/
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7585d 09h /i2c/trunk/
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7595d 06h /i2c/trunk/
39 Forgot an 'end if' :-/ rherveille 7615d 02h /i2c/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.