OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [tags/] [Release_1.3/] [rtl/] [vhdl/] [core/] - Rev 87

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default. JonasDC 4234d 23h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/core/
31 put first cell logic of the pipeline in a separate design unit, tested and working JonasDC 4235d 04h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/core/
30 put last cell logic of the pipeline in a separate design unit, tested and working JonasDC 4235d 05h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/core/
25 first version of new pipeline design. allows for more flexibility in nr of stages.
does not support split pipeline support yet. currently only works for single pipeline		 JonasDC 4235d 18h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/core/
24 changed names of top-level module to mod_sim_exp_core JonasDC 4239d 03h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/core/
23 added descriptive comments JonasDC 4239d 05h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/core/
22 updated the systolic pipeline with descriptive signal names and comments JonasDC 4241d 22h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/core/
21 changed x_i signal to xi JonasDC 4243d 06h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/core/
20 added comments, changed signal name of x_reg_i to x_reg.
File is now according to OC design rules		 JonasDC 4243d 06h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/core/
19 updated files with descriptive comments
changed signal names and removed redundant signals in stepping_logic		 JonasDC 4248d 01h /mod_sim_exp/tags/Release_1.3/rtl/vhdl/core/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.