OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] - Rev 179

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
159 synchronize binutils/gold with gnu dev tree of 2.21.53.20110828 khays 4726d 11h /open8_urisc/trunk/
158 synchronize binutils/opcodes with gnu dev tree of 2.21.53.20110828 khays 4726d 11h /open8_urisc/trunk/
157 synchronize binutils/ld with gnu dev tree of 2.21.53.20110828 khays 4726d 11h /open8_urisc/trunk/
156 Optimized for timing,
Flattened block structure to single entity.		 jshamlet 4759d 07h /open8_urisc/trunk/
155 Fixed additional interrupt logic bug,
Optimized several blocks - including ALU, stack, program counter, and data path.		 jshamlet 4760d 02h /open8_urisc/trunk/
154 Fixed problem with missing data path override in interrupt logic. Should resolve issues with processor crashing when an interrupt occurs as a STO instruction is being executed. jshamlet 4765d 05h /open8_urisc/trunk/
153 Fixed bug in interrupt logic that caused stack pointer to increment if interrupt occurred as specific instructions were being decoded,
Fixed bug in interrupt logic where instruction caching would remain enabled during an interrupt, causing improper execution depending on what instruction was in the decode stage as the interrupt is trigered.		 jshamlet 4792d 00h /open8_urisc/trunk/
152 Correct the descriptions for GMSK and SMSK instructions in the Open8 Assembly Language Reference khays 4800d 03h /open8_urisc/trunk/
151 Fixed STO instruction and interrupt logic to avoid address bus corruption issues. jshamlet 4802d 03h /open8_urisc/trunk/
150 Updated the assembly language reference to add the CLR pseudo-mnemonic khays 4802d 11h /open8_urisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.