OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] - Rev 202

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
182 Simplified the address generation logic at the expense of making LDX take one additional clock cycle. This allowed the address logic to be split out of the main state machine and simplified (greatly). During this process, a bug in SDO was found and fixed that caused it to return through the wrong pipe fill state wnen auto increment was disabled. jshamlet 1645d 14h /open8_urisc/trunk/
181 Altered the RSP instruction to allow the stack pointed to either be restored from registers or stored to registers based on the status of a processor bit. Also modified LDX to simplify the address logic. jshamlet 1646d 10h /open8_urisc/trunk/
180 Added additional Open8 compatible modules jshamlet 1650d 14h /open8_urisc/trunk/
179 Replacing files accidentally deleted during check-in jshamlet 1660d 10h /open8_urisc/trunk/
178 Adding Open8 toolset for pure assembly jshamlet 1660d 10h /open8_urisc/trunk/
177 Fixed comments in RTC module jshamlet 2970d 15h /open8_urisc/trunk/
176 Fixed documentation errors,
Modified uSec_Tick such that it is always generated regardless of the interval.
jshamlet 2975d 12h /open8_urisc/trunk/
175 Added 4 and 8-bit LCD interfaces with backlight and contrast DACs jshamlet 2975d 17h /open8_urisc/trunk/
174 Added ROM/RAM wrappers jshamlet 3170d 12h /open8_urisc/trunk/
173 Added a couple of useful interfaces for detecting button presses and clock changes. jshamlet 3170d 12h /open8_urisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.