OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] - Rev 289

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
269 Modified the write data path to use separate enumerated states rather than reuse the .reg field to improve performance. jshamlet 1320d 17h /open8_urisc/trunk/
268 Added a 16-input external interrupt manager and dedicated SPI tx-only transmitter (for use with DACs, etc.). Also updated the soft-DACs with cleaned up HDL. jshamlet 1320d 17h /open8_urisc/trunk/
267 Corrected the file description to indicate this is an example package. jshamlet 1320d 17h /open8_urisc/trunk/
266 Accidentally uploaded incorrect example file for Open8_cfg.vhd jshamlet 1320d 18h /open8_urisc/trunk/
265 Fixed a bug where "reg" wasn't being initialized with Poly_Init at reset. jshamlet 1413d 02h /open8_urisc/trunk/
264 Updated comments jshamlet 1422d 23h /open8_urisc/trunk/
263 Fixed a very old bug in the CPU core where autoincrements weren't affecting the upper register in the pair, causing it to loop around the lower 256 bytes. This only affected LDX/LDO, as the proper ALU signals were being generated in STO/STX and UPP. Wow, that bug has been in there for AGES.

Also separated the SDLC TX and RX interrupts so that they could be handled separately.
jshamlet 1423d 00h /open8_urisc/trunk/
262 Added comments to LCD controllers - specifically that reading either register 0 or 1 will return the ready status. This code was already present, but not mentioned in the register map. jshamlet 1432d 03h /open8_urisc/trunk/
261 Increased delay timer to 7 bits for button press detection. jshamlet 1439d 03h /open8_urisc/trunk/
260 Added missing comments for Sequential_Interrupts generic, as well as comments explaining portions of the CPU operations. jshamlet 1452d 02h /open8_urisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.