OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] - Rev 303

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
283 Altered SDLC bitclock check on TX to NOT block when tested by software, but to instead ignore packet write requests if BClk_Okay is low. This allows software to continue checking BClk_Okay in a polling loop. jshamlet 1269d 20h /open8_urisc/trunk/
282 Modified the SDLC core transmit states to have consistent naming. jshamlet 1269d 20h /open8_urisc/trunk/
281 Added pre-initialization to the dual-port RAM signals. jshamlet 1269d 23h /open8_urisc/trunk/
280 Got rid of silly aliases that connected the dual-port memory and the arbitration logic. jshamlet 1270d 00h /open8_urisc/trunk/
279 More comment cleanup jshamlet 1270d 21h /open8_urisc/trunk/
278 Flattened the SDLC interface to fewer files and eliminated the package file. jshamlet 1271d 15h /open8_urisc/trunk/
277 Fixed documentation errors related to flags. The UPP ALU instruction only alters the C flag, not the Z or N flags. This implies that using indexed loads or stores with auto post-increment will potentially alter the C flag. jshamlet 1271d 21h /open8_urisc/trunk/
276 More comment fixes jshamlet 1306d 17h /open8_urisc/trunk/
275 Fixed a minor comment error. jshamlet 1308d 11h /open8_urisc/trunk/
274 Updated comments with more corrections jshamlet 1308d 18h /open8_urisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.