OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] - Rev 118

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
98 Added support for VCS verilog simulator.
VPD and TRN waveforms can now be generated.
olivier.girard 4881d 16h /openmsp430/trunk/
97 Update Tools' Windows executables with EraseROM command fix. olivier.girard 4882d 16h /openmsp430/trunk/
96 Fixed EraseROM command in the TCL library of the Software development tools. olivier.girard 4882d 16h /openmsp430/trunk/
95 Update some test patterns for the additional simulator supports. olivier.girard 4885d 16h /openmsp430/trunk/
94 Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators:
- Icarus Verilog
- Cver
- Verilog-XL
- NCVerilog
- Modelsim
olivier.girard 4885d 16h /openmsp430/trunk/
93 Update Tools' Windows executables. olivier.girard 4889d 15h /openmsp430/trunk/
92 Fixed bug where the openmsp430-minidebug application shows data memory size instead of program memory size and program memory size instead of data memory size.
Thanks to "dir" for reporting the bug :-)
olivier.girard 4889d 16h /openmsp430/trunk/
91 Fixed bug when an IRQ arrives while CPU is halted through the serial debug interface.
This bug is CRITICAL for people using working with interrupts and the Serial Debug Interface.
olivier.girard 4889d 17h /openmsp430/trunk/
90 Update windows executables for the tools. olivier.girard 4904d 22h /openmsp430/trunk/
89 Update the loader tool to support Intel-HEX format. olivier.girard 4904d 22h /openmsp430/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.