OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 125

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
105 Tagging the 0.4.0rc1 candidate release of Or1ksim jeremybennett 5163d 19h /openrisc/
104 Candidate release 0.4.0rc4 jeremybennett 5163d 19h /openrisc/
103 Updated to clarify lf.madd.d and lf.madd.s opcodes. jeremybennett 5164d 15h /openrisc/
102 added linux-2.6.34 and uClibc-0.9.31 patch file marcus.erlandsson 5170d 22h /openrisc/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5172d 13h /openrisc/
100 Single precision FPU stuff for or1ksim julius 5172d 15h /openrisc/
99 Bug in test evaluation for library fixed. jeremybennett 5177d 13h /openrisc/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5178d 14h /openrisc/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5192d 20h /openrisc/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5193d 21h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.