OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 127

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5134d 17h /openrisc/
106 Removing old tests, pending addition of new ones. jeremybennett 5134d 17h /openrisc/
105 Tagging the 0.4.0rc1 candidate release of Or1ksim jeremybennett 5138d 01h /openrisc/
104 Candidate release 0.4.0rc4 jeremybennett 5138d 01h /openrisc/
103 Updated to clarify lf.madd.d and lf.madd.s opcodes. jeremybennett 5138d 21h /openrisc/
102 added linux-2.6.34 and uClibc-0.9.31 patch file marcus.erlandsson 5145d 04h /openrisc/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5146d 18h /openrisc/
100 Single precision FPU stuff for or1ksim julius 5146d 21h /openrisc/
99 Bug in test evaluation for library fixed. jeremybennett 5151d 19h /openrisc/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5152d 20h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.