OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
183 Fix to setjmp, so it works. Some commenting tidy ups elsewhere. jeremybennett 5091d 18h /openrisc/
182 Removed redundant code. jeremybennett 5091d 18h /openrisc/
181 Updated, so only GCC tries to use parallel build. Redundant target for libgcc removed. jeremybennett 5091d 21h /openrisc/
180 Rewritten to use namespace clean BSP in libgloss. Two versions of the library, one with, one without using the UART. jeremybennett 5091d 21h /openrisc/
179 Code is now loaded from address 0, with section .vectors loaded before any other section. This provides a convenient mechanism for setting up the OR1K exception vectors. jeremybennett 5091d 21h /openrisc/
178 Fixes a bug in prologue recognition without frame pointer. jeremybennett 5091d 21h /openrisc/
177 Specified CPU type for or32, corrected templates for or32-*-elf*. Corrected specs in or32.h, added init and fini. Added support for newlib, including -mor32-newlib and -mor32-newlib-uart options. jeremybennett 5091d 21h /openrisc/
176 Removing empty and redundant directory. jeremybennett 5096d 22h /openrisc/
175 Moved orpmon into bootloaders julius 5096d 23h /openrisc/
174 Consolidating all RTOS ports in one directory. jeremybennett 5096d 23h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.