OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 478

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
458 or1ksim testsuite updates julius 4917d 21h /openrisc/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4926d 12h /openrisc/
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4926d 13h /openrisc/
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4930d 15h /openrisc/
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4932d 17h /openrisc/
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4933d 04h /openrisc/
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4933d 12h /openrisc/
451 More tidying up. jeremybennett 4937d 08h /openrisc/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4937d 11h /openrisc/
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.
julius 4939d 08h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.